Abstract: Increasing chip complexity and area has resulted in interconnect delay becoming a significant fraction of overall chip delay. Continued scaling of design rules will further aggravate this ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback